The following sections provide overviews of previous reported low-power reference circuits and a detailed explanation of our circuits. Section 2 describes the subthreshold current of MOSFETs and shows the temperature and process sensitivity of the current with a SPICE simulation. Section 3 describes the principle of conventional voltage and current reference circuits based on bandgap reference circuits. Sections 4 and 5 explain the operation principle of the reported voltage and current reference circuits and show the characteristics of prototype devices we made using 0.35-μm standard CMOS process technology. Finally, concluding remarks are presented in Sect. 6.
Subthreshold region (or weak inversion region) of MOSFETs
When the gate-source voltage of a MOSFET is lower than the threshold voltage, subthreshold current can be obtained. The subthreshold current through a MOSFET is an increasing exponential function of the gate-source voltage, and the current value is on the order of nanoamperes. Moreover, the subthreshold current is sensitive to temperature and process variations. The temperature and process characteristics of the subthreshold current are analyzed as follows. where K is the aspect ratio (=W/L) of the transistor, μ is the carrier mobility, C OX is the gateoxide capacitance, V T (=k B T/q) is the thermal voltage, k B is the Boltzmann constant, T is the absolute temperature, and q is the elementary charge, V TH is the threshold voltage of a MOSFET, and η is the subthreshold slope factor [3] , [19] . For V DS > 0.1 V, current I DS is independent of V DS and is given by 0 =e x p . 
GS
where μ(T 0 ) is the carrier mobility at room temperature T 0 , m is the mobility temperature exponent, V TH0 is the threshold voltage at 0 K, and κ is the temperature coefficient of V TH [20] . The temperature coefficient (T.C.) of the subthreshold current with fixed gate-source voltage is given by 
Process variations can be classified into two categories: i.e., within-die (WID) (intra-die) variation and die-to-die (D2D) (inter-die) variation [21] - [23] . The WID variation is caused by mismatches between transistor parameters within a chip and affects the relative accuracy of the parameters. In contrast, the D2D variation affects the absolute accuracy of transistor parameters between chips. The process dependence of the subthreshold current can be expressed by 1 == .
The mobility variation Δμ is generally smaller than the threshold voltage variation ΔV TH , so the current depends mainly on ΔV TH . Figure 2 shows the simulated subthreshold current with fixed gate-source voltages, obtained with a SPICE simulation with a set of 0.35-μm standard CMOS process. Current operating in the strong inversion region is also plotted for comparison. Fixed gate-source voltages were set to V TH -0.2 V (weak inversion), and V TH +0.2 V (strong inversion), respectively. Although www.intechopen.com the current in the strong inversion region has a small temperature dependence (0.5%/°C), the subthreshold current has a large temperature dependence (3%/°C), as shown in Fig. 2 -(A). Figure 2 -(B) shows the simulated subthreshold current as a function of the threshold voltage variation ΔV TH , as obtained from Monte Carlo simulation of 300 runs, assuming both die-to-die (D2D) variation (e.g., ΔV TH , Δμ, ΔT OX , ΔL, ΔW) and within die (WID) variation (e.g., σ VTH , σ μ , σ TOX , σ L , σ W ) in transistor parameters [21; 22; 23] . Each open circle and square show I DS for a run. The subthreshold current depends strongly on the threshold voltage variation (2.5%/mV) in comparison with the strong inversion current (0.8%/mV). Therefore, the subthreshold current is strongly dependent on temperature and process variations. In circuit designs, the process sensitivity of the subthreshold current has to be reduced by using large-sized transistors [23] and various analog layout techniques [24] . On the other hand, the exponential behavior and the high sensitivity to temperature of the subthreshold current can be used to compensate for temperature variation of a constant voltage, such as voltage reference circuits.
Voltage and current references based on bandgap reference circuits
Bandgap voltage reference circuits are widely used as voltage references. Figure 3 shows conventional bandgap voltage reference circuits [5] , [6] . The circuits generate reference voltages independent of the process, supply voltage, and temperature, and consist of the MOSFET circuits, substrate pnp bipolar transistors, and resistors. The operation principles are as follows. Fig. 3. (A) . Conventional bandgap voltage reference circuit [5] . (B) Sub-1-V output bandgap voltage reference circuit [6] and current reference circuit [25] .
Operation as voltage reference circuit
The collector current I C of the bipolar transistor is given by
where K is the transistor size, I S is the saturation current, and V BE is the base-emitter voltage [5] .
In the circuit in Fig. 3 -(A), the operation current I P is determined by the bipolar transistors Q 1 and Q 2 with different transistor sizes and the resistor R 1 , and is given by ln( / ) == .
The current I P is proportional to absolute temperature (PTAT). The resistor R 2 and the transistor Q 3 accept the current through the current mirror circuit and produce the output voltage, which is given by
Equation (9) 
==
l n ( / ) .
Therefore, adjusting the resistor ratio, the circuit generates sub-1-V reference voltage that is independent of temperature.
Operation as current reference circuit
The circuit as shown in Fig. 3-(B) can be used as a current reference generator [25] . The temperature dependence of resistors is given by R = R 0 (1+ αT), where R 0 is the resistance value at absolute zero temperature, and α is the temperature coefficient of the resistor. 
The left and right terms in Eq. (12) have negative and positive temperature dependence, respectively. Therefore, adjusting the appropriate resistor values, the circuit generates a reference current that is independent of temperature. These circuits generate stable reference voltages and currents. However, the power dissipations of these circuits are too large (from 5 to 500 μW), so they need resistors with a high resistance of several hundred megaohms to achieve low-current, sub-microwatt operation. Such high resistance needs a large area to be implemented, and this makes conventional bandgap references unsuitable for use in ultra-low-power LSIs.
Overview of low-power voltage reference circuits
To achieve ultra-low-power operation and small area, modified voltage reference circuits without bipolar transistors have been reported (see [12] - [18] ). These circuits consist of CMOS circuits that operate in the strong inversion and the subthreshold regions of MOSFET. The circuits generate a reference voltage that is independent of temperature and supply voltage. The next sections provide an overview of the reported low-power voltage reference circuits. Figure 4 shows voltage reference circuits based on the difference between the gate-source voltages of (A) two nMOS transistors, and (B) nMOS and pMOS transistors as reported by Song et al. [7] and Leung et al. [8] , respectively. All MOSFETs operate in the strong inversion region.
Voltage references based on ΔV GS
www.intechopen.com Voltage reference circuits based on difference between gate-source voltages of (A) two nMOS transistors [7] , and (B) nMOS and pMOS transistors [8] .
The drain current I DS that operates in the strong inversion, saturation region can be expressed as
where K is the aspect ratio of the transistors, and β(= μC OX ) is the current gain factor.
The circuit in 
A low bias current I B is used so that the temperature dependence of β can be ignored.
Therefore, the reference voltage based on the difference between the threshold voltages can be obtained. However, the circuit requires a multiple-threshold voltage process, and, to cancel the temperature dependence of the reference voltage, the process must be controlled carefully so that the temperature coefficients κ of the two threshold voltages have the same value in each MOSFET. .
Therefore, adjusting the resistor ratio and the transistor sizes, the temperature dependence of the threshold voltages can be canceled, while the temperature dependence of the mobilities can be canceled only at room temperature. Consequently, the T.C. of the output voltage will be degraded for a wide temperature range. As reported in [8] , a measured T.C. of 36.9 ppm/°C and a power dissipation of 30 μW were obtained. However, the power dissipation is still too large for use with sub-microwatt operation. To reduce the power dissipation, the circuit requires resistors with high resistance.
Voltage references operating in the strong inversion region of MOSFETs
Vita et al. proposed a voltage reference circuit consisting of transistors M 3 -M 8 operating in the strong inversion region, and M 1 and M 2 operating in the subthreshold region as shown in Fig. 5 -(A) [9] . In this circuit, the gate-source voltages for the four MOSFETs (M 1 through M 4 ) form a closed loop, so we find that
Therefore, the bias current I B can be expressed by 
Voltage references operating in the subthreshold region of MOSFETs
Cheng et al. developed a voltage reference using a peaking current mirror circuit as shown in Fig. 5 -(B) [10] . All MOSFETs operate in the subthreshold region. The circuit forms a closed loop, i.e., V GS1 = V GS2 − I B R 2 , so the bias currents I B can be expressed by
The output voltage is given by
Because V GS and V T have a negative and a positive T. ln( / ) = = , = . =l n ( / ) .
Because V GS has a negative T.C. and V T has a positive T.C., output voltage V REF with a zero T.C. can be obtained by adjusting the resistor ratio and the transistor sizes. As reported in [11] , a measured temperature coefficient of 271 ppm/°C and a power dissipation of 3.3 μW were obtained. In the circuits as shown in Figs. 5-(B) and 6, however, the power dissipations are still large. To achieve sub-microwatt operation, these circuits require resistors with a high resistance of several hundred megaohms. 
Because V TH has a negative T.C. and V T has a positive T.C., output voltage V REF with a zero T.C. can be obtained by adjusting the size of the transistors. As reported in [12] , a measured T.C. of 10 ppm/°C and a power dissipation of 0.036 μW were obtained. However, the circuit requires a high-V TH devices. Figure 8 shows our voltage reference circuit, which consists of a current source subcircuit and a bias-voltage subcircuit [13] . The current source subcircuit is a modified β multiplier self-biasing circuit that uses a MOS resistor M R1 instead of ordinary resistors. All the MOSFETs except for M R1 operate in the subthreshold region. MOS resistor M R1 is operated in a strong-inversion, deep-triode region. The circuit generates two voltages, one with a negative T.C. and one with a positive T.C., and combines them to produce a constant voltage with a zero T.C.. In the current source subcircuit, the current I P is determined by two transistors M 1 and M 2 , and the MOS resistor M R1 . The current I P is given by
Voltage references consisting of subthreshold MOSFETs
In the bias-voltage subcircuit, the gate-source voltages (V GS3 through V GS7 ) of the transistors form a closed loop [26] , and the currents in M 4 and M 6 are 3I P and 2I P . 
where we assume that the mismatch between the threshold voltages of the transistors can be ignored. Equation (27) 
Therefore, a zero T.C. voltage can be obtained by setting the aspect ratios K i in accordance with T.C.=0 (i.e., Eq. (28)=0). From Eqs. (27) and (28), we find that 0 =.
REF TH
VV (29) This shows that the circuit generates a voltage equal to the threshold voltage of MOSFETs at 0 K. Using Eqs. (26) and (29), we can express current I P as 2 1 1 =l n .
The current is determined only by the aspect ratios (K 1 , K 2 , and K R1 ) and the temperature coefficient (κ) of the threshold voltage of MOSFETs, and it is independent of the threshold voltage V TH , so the current I P is less dependent on process variations as shown in the next section. The T.C. of the current can be given by
The value of m is about 1.5 in standard CMOS process technologies, so current I P has a positive T.C. and increases with temperature.
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Simulation and experimental results
We demonstrated the operation of our circuit with the aid of a SPICE simulation using a set of 0.35-μm standard CMOS parameters and assuming a 1.5-V power supply. To study the dependence of the output voltage on process variations, we performed Monte Carlo simulations assuming both D2D variation (e.g., ΔV TH , Δμ, ΔT OX , ΔL, ΔW) and WID variation (e.g., σ VTH , σ μ , σ TOX , σ L , σ W ) in transistor parameters. The results for 300 runs are depicted in Fig. 9 . We fabricated a prototype chip, using a 0.35-μm, 2-poly, 4-metal standard CMOS process. Table I summarizes the characteristics of our circuit [13] in comparison with other lowpower CMOS voltage references reported in [8] - [12] . Our device is comparable to other circuits in power dissipation, PSRR, and chip area, and it is superior to others in T.C. and line sensitivity. Our circuit is therefore useful as a voltage reference for power-aware LSIs. 
Discussion
Our circuit has several possible applications. The output voltage of our circuit can be used as a monitor signal for the D2D process variation in MOSFET threshold voltage because the output voltage is equal to the 0-K threshold voltage of MOSFETs in an LSI chip and is linearly dependent on the V TH variation, as shown in Fig. 9-(A) . This output voltage can be used to compensate for the threshold voltage variation in LSI chips. For example, consider the application to a reference current source. The process variation of the current I P flowing in the circuit as shown in Fig. 8 (see Eq. (30)) can be expressed as
The current is independent of the threshold voltage variation. Although the current depends on the variation of the mobility Δμ/μ, gate-oxide capacitance ΔC OX /C OX , and the temperature coefficient of the threshold voltage Δκ/κ, these variations are far smaller than the threshold voltage variation. This way, the circuit can be used as an elementary circuit block for on-chip D2D process compensation systems, such as process-and temperature-compensated current references [27] .
Overview of low-power current reference circuits
Current references with nanoampere-order currents are required to ensure circuit operation that is stable and highly precise, because power dissipation and performance of circuits are determined mainly by their bias currents. Nanoampere-current references for ultra-lowpower LSIs have been reported in several papers [13] - [15] . The next sections provide an overview of the reported nanoampere current reference circuits.
Current references based on weak and strong inversion regions of MOSFETs
Sansen et al. developed a current reference circuit without resistors as shown in Fig. 11 The T.C. of the reference current is given by In a standard CMOS process, the mobility temperature exponent m is 1.5. Therefore, the output current has positive temperature dependence. As reported in [14] , a measured temperature coefficient of 375 ppm/°C and a power dissipation of 10 μW were obtained, but the power dissipation is still large for use with sub-microwatt operation. Additionally, although the bias current of transistors M 2 -M 11 and M 1 , M 12 have the same value, nanoampere-order current, each transistor operates in a different region of the MOSFET. So, designs with careful transistor sizing and transistor matching are required.
Current references based on square root circuit
Lee et al. proposed a current reference circuit based on a square root circuit as shown in Fig.  12 [15] . Transistors M 1 -M 4 operate in the subthreshold region, and other transistors operate in the strong inversion region. The gate-source voltages for the four MOSFETs (M 1 through M 4 ) form a closed loop, so we find that V GS1 +V GS2 = V GS3 +V GS4 . From the translinear principle [26] , we can obtain 34 12 12 =.
Current I 1 is determined by the gate-source voltages of M 5 , M 6 , and M 7 . We find that V GS7 + V GS6 = V DD − V GS5 , so current I 1 can be given by 
where K 6 =K 7 is assumed.
The β-multiplier self-biasing circuit consisting of M 16 -M 19 and a resistor R generates current 
Resistor R is an on-chip diffusion resistor, so the temperature dependence of the resistor is given by R = R 0 (1 + αT), where R 0 is the resistance value at absolute zero temperature, and α is the temperature coefficient of the resistor. The T.C. of the output current can be expressed by
As reported in [15] , a measured T.C. of 230 ppm/°C was obtained. From Eqs. (39) and (40), however, the absolute value of the current and the T.C. depend strongly on the supply voltage V DD and the threshold voltage V TH .
Current references based on self-biasing technique without resistors
Figure13-(A) shows a β multiplier self-biasing circuit [31] . The circuit has a simple configuration and generates a PTAT current. However, the circuit requires large resistance of the resistor to reduce the operation current. To solve this problem, Oguey et al. developed a modified β multiplier self-biasing circuit that uses a MOS resistor, M 3 , instead of ordinary resistors as shown in Fig. 13 -(B) [16] . The gate-source voltage for MOS resistor M 3 is generated by a diode-connected transistor 
Therefore, the output current has positive temperature dependence. In other words, the T.C. of the current will never be zero. As reported in [16] , a measured temperature coefficient of 1100 ppm/°C was obtained. Note that the transistors M 1 -M 2 , M 3 and M 4 operate in different regions of the MOSFET with the same current value, which is on the order of nanoamperes. So, designs with careful transistor sizing and transistor matching using large-sized transistors are required. Figure 14 shows the current reference circuit we proposed [18] . The circuit consists of a biasvoltage subcircuit and a current-source subcircuit. The bias-voltage subcircuit is a modified β multiplier self-biasing circuit as reported in [16] . Bias voltage V B for MOS resistorM 3 is generated by a diode-connected transistor M 4 . The current-source subcircuit accepts bias voltage V B and generates reference current I OUT that is independent of temperature and supply voltage. All MOSFETs operate in the subthreshold region except for M 3 and M 4 .
Current references consisting of subthreshold MOSFETs
www.intechopen.com [28] , [29] . This way, we can obtain a reference current with nanoampere-order. The temperature coefficient (T.C.) of the output current I OUT is given by
where 
Because the difference between the threshold voltages V TH0 is insensitive to temperature, adjusting V TH0 to an appropriate value will provide a zero T.C. at room temperature. Figure  15 -(A) shows the calculated T.C. in Eq. (51) as a function of temperature with V TH0 as a parameter. The mobility temperature exponent m was set to 1.5, and the subthreshold slope factor η was set to 1.3 [19; 30] . The T.C.s in the circuits reported in [13; 14; 16] are also plotted for comparison. The reported circuits [13; 14; 16] have a positive T.C. in a temperature range from -20 to 80°C, and these T.C.s will never be zero. On the other hand, our circuit can achieve a zero T.C. current at V TH0 =17 mV and at room temperature. In this way, we can obtain a zero T.C. current by setting an appropriate V TH0 . The value of V TH0 can be adjusted by the transistor sizes [28; 29] . Next, let us consider the effect of process variations on the output current. The process variations of the output current I OUT can be expressed as
The mobility variation is generally smaller than the threshold voltage variation, so the output current depends mainly on ΔV TH /ηV T , which is the variation of the thresholdvoltage difference between transistors in a chip. Therefore, reducing WID variation is important in our device. The WID variation can be reduced by using large-sized transistors [23] and various analog layout techniques [24] .
Experimental results
We fabricated a prototype chip using a 0.35-μm, 2-poly, 4-metal standard CMOS process, and we designed the circuit so as to produce a 100-nA output current. Figure 15 -(B) shows measured output current I OUT as a function of temperature with supply voltage V DD as a parameter. The power supply voltage was set in a range from 1.8 to 3 V. The output current was about 96 nA and almost constant at temperatures in a range from 0 to 80°C. The temperature dependence and temperature coefficient were 50 pA/°C and 520 ppm/°C. An almost-constant reference current was obtained over a wide temperature range. The line regulation was 0.2%/V in a supply range of 1.8 to 3 V. Table II summarizes the characteristics of our device in comparison with other low-power CMOS current references reported in [13] - [18] . Our device is superior to others in chip area.
In the circuits reported in [13] - [18] , there are trade-offs between the power dissipations and the T.C. of the reference currents. Our device achieved an acceptable trade-off. The power dissipation of our device was 1 μW at a 1.8-V power supply, and the load regulation was 0.02%/V.
Conclusion and discussion
In this chapter, overviews of previous reported low-power reference circuits and details of our circuits were provided. These circuits generate constant reference voltages and currents that are independent of supply voltage and temperature. However, to achieve submicrowatt operation in circuits that consist of MOSFETs and resistors, they require resistors with a high resistance of several hundred mega ohms. Such a high resistance needs a large area to be implemented, and this is quite inconvenient for practical use in ultra-low power LSIs. Therefore, reference circuits for sub-microwatt operation have to be implemented without the use of resistors. Table 2 . Comparison of reported low-power CMOS current reference circuits
In the voltage reference circuits, reference voltages based on the difference between the threshold voltages (ΔV TH ), the difference between the gate-source voltages (ΔV GS ), and the threshold voltage at 0 K (V TH0 ) have been proposed. However, the reference circuits based on ΔV TH require a multiple-threshold voltage process, and the temperature dependence of the reference circuits based on ΔV GS cannot be canceled for a wide temperature range. Therefore, these are unsuitable for practical use in ultra-low power LSIs. The voltage reference circuits based on V TH0 are promising circuit configurations because of their simple circuitries, sub-microwatt operation, and reference voltages that are insensitive to temperature over a wide temperature range. In our prototype, the T.C. and line regulation of the output voltage were 7 ppm/°C and 20 ppm/V and a power dissipation of 0.3 μW was obtained. However, because the absolute value of the reference voltages changes with the process variations of the threshold voltage, the circuit cannot be used as a reference voltage in conventional circuit systems. Therefore, the circuits require calibration techniques such as programmable MOS transistor arrays or adjustment of the bulk voltage of the MOSFET. Because the temperature dependence of the reference voltages can be canceled, one-point calibration techniques will enable us to compensate for process variations. As other applications, because the output voltage shows a linear dependence on the threshold voltage variation, the reference voltage can be utilized as a D2D process variation signal for the techniques to compensate for the threshold voltage variation in an LSI chip. Current reference circuits consisting of MOSFET circuits operating in the strong inversion region and the subthreshold region have been proposed. Because each MOSFET in the circuits operates in a different region with the same current value, which is on the order of www.intechopen.com nanoamperes, careful transistor sizing and reducing WID variation in the design are important. The WID variation can be reduced by conventional circuit design techniques. In our circuit, techniques such as using large-sized transistors and common centroid layout were used to reduce the effect of the WID variation. From the theoretical results in the reported current references, the reference currents have a positive temperature dependence. Therefore, the circuits cannot be used as reference current circuits in environments with temperature changes. To solve this problem, we developed a temperature compensated current reference circuit with simple circuitry and a small area, and fabricated a prototype chip that generates a 100-nA output current. The T.C. and line regulation of the output current were 520 ppm/°C and 0.2%/V. A power dissipation of 1 μW was obtained.
These circuits will be useful as voltage and current reference circuits for subthresholdoperated, power-aware LSI applications such as RFIDs, mobile devices, implantable medical devices, and smart sensor networks.
